VME-CDM: Difference between revisions

From DaqWiki
Jump to navigation Jump to search
No edit summary
Line 19: Line 19:
==== Available hardware ====
==== Available hardware ====


* Altera cyclone 1 FPGA: EP1C6Q240C6N
* LMK04821 PLL/clock cleaner
* Serial flash for FPGA configuration: Altera EPCS16
* Socket for Atomic clock CSAC Symmetricom CSAC-SA.45s
* External SDRAM memory
* Microsemi Smartfusion2 SoC M2S-FG484 (ARM CPU)
* VME interface: VME-D[31..0] bidirectional, VME-A[19..0] input only, DTACK output, no BERR, no RETRY/RESP. VME-A[31..20] input only connected only to address decoder FPGA (Altera MAX-something CPLD). This permits all single-word transfer modes, 32-bit DMA (BLT32) and 2eVME DMA (only drives D-lines, but still faster than BLT32). 64-bit DMA (MBLT64) and 2eSST are impossible.
* 10Mbit/s ethernet
* 16 NIM outputs
* no VME interface
* 16 NIM inputs
* dual mode eSATA connector:
* 16 ECL/LVDS inputs compatible with LeCroy 4616 ECL/NIM/ECL converter. (Except: Rev0 boards have an incompatible ECL connector)
** eSATA clock+sync input or
* 16 "red" and 16 "green" LEDs
** USB-A access to ARM CPU serial console via FTDI USB-serial chip
* 1 "VME access" LED
* 24 clock+sync outputs (LVDS) via 6 mini-SAS connectors (SFF-8088)
* 1 RJ-45 high speed serial I/O interface
* 3 dual LEMO connectors: (from top to bottom) ("A" is left, "B" ir right)
** LEMO1A - EXT_SYNC_IN (NIM or TTL sync)
** LEMO1B - EXT_RefClk_IN (NIM or TTL clock)
** LEMO2A - CLOCK_OUT1_NIM (LVDS_CLK7)
** LEMO2B - selected by jumper: CLOCK_OUT2_NIM (LVDS_CLK6) or GPS_1PPS_IN
** LEMO3A - 1PPS_OUT_NIM
** LEMO3B - 10MHz_OUT_NIM
* 4 red and 4 green LEDs
 
https://github.com/EmcraftSystems/linux-emcraft


==== Firmware functions ====
==== Firmware functions ====

Revision as of 19:23, 8 September 2017

VME-CDM - GRIFFIN Clock Distribution Module

References

  • edev login: no public access, sorry!
  • edev-pps login: no public access, sorry!
  • ladd00 svn login: username: svn, password: svn
  • [1] VME-CDM project page on edev.triumf.ca
  • [2] Rev2 board schematics (link to edev)
  • [3] VME-CDM project page on edev gitlab

General characteristics

Photos

Rev2 boards

Available hardware

  • LMK04821 PLL/clock cleaner
  • Socket for Atomic clock CSAC Symmetricom CSAC-SA.45s
  • Microsemi Smartfusion2 SoC M2S-FG484 (ARM CPU)
  • 10Mbit/s ethernet
  • no VME interface
  • dual mode eSATA connector:
    • eSATA clock+sync input or
    • USB-A access to ARM CPU serial console via FTDI USB-serial chip
  • 24 clock+sync outputs (LVDS) via 6 mini-SAS connectors (SFF-8088)
  • 3 dual LEMO connectors: (from top to bottom) ("A" is left, "B" ir right)
    • LEMO1A - EXT_SYNC_IN (NIM or TTL sync)
    • LEMO1B - EXT_RefClk_IN (NIM or TTL clock)
    • LEMO2A - CLOCK_OUT1_NIM (LVDS_CLK7)
    • LEMO2B - selected by jumper: CLOCK_OUT2_NIM (LVDS_CLK6) or GPS_1PPS_IN
    • LEMO3A - 1PPS_OUT_NIM
    • LEMO3B - 10MHz_OUT_NIM
  • 4 red and 4 green LEDs

https://github.com/EmcraftSystems/linux-emcraft

Firmware functions

Retrieved from "https://daq00.triumf.ca/DaqWiki/index.php?title=VME-CDM&oldid=825"